

SEMICONDUCTOR DEVICE WITH CLOCK ENABLE BUFFER TO PRODUCE  
STABLE INTERNAL CLOCK SIGNAL

Field of the Invention

5

The present invention relates to a semiconductor device and, more particularly, to a clock enable buffer to output a clock enable signal which enables a clock buffer to produce an internal clock signal.

10

Description of Related Arts

Generally, semiconductor devices receive an external clock signal from an external circuit and then operate based on such an external clock signal. As a result, the external clock signal is used as a reference timing signal in the semiconductor devices. Particularly, a synchronous DRAM of memory devices performs read and write operations in synchronization with an external clock signal from an external circuit. Therefore, the synchronous DRAM includes a clock buffer, which buffers the external clock signal and transfers the buffered clock signal to an internal circuit therein, and an clock enable buffer to control the clock buffer.

The clock enable buffer latches the clock enable buffer signal and then outputs it to the clock buffer. The clock buffer is enabled according to an enable signal outputted from the clock enable buffer so that it buffers the external clock

signal and outputs the internal clock signal to the semiconductor device.

Since the typical semiconductor devices use the internal clock signal as a reference timing and the whole operations  
5 are carried out based on the reference timing, it is very important for the clock enable buffer to operate exactly.

Fig. 1 is a block diagram illustrating an input unit receiving a clock signal in a conventional semiconductor device. Referring to Fig. 1, a clock signal input unit of the  
10 conventional semiconductor device includes a clock buffer 20, which buffers clock signals CK and /CK and outputs the buffered clock signals CK and /CK, and a clock enable buffer 10 to enable the clock buffer 20.

The clock buffer 20 includes an input buffer unit 21  
15 receiving and buffering the clock signal CK and /CK and a clock signal latch unit 22 which is enabled according to an output signal from the clock enable buffer 10 and then latches a signal outputted from the clock enable buffer 10 in order to output internal clock signals CK\_I and /CL\_I.

20 Also, the clock enable buffer 10 is enabled according to an enable signal EN and enables a clock signal latch unit 30 by receiving a reference voltage Vref and a clock enable buffer signal CKE.

Fig. 2 is a circuit diagram illustrating the clock enable  
25 buffer in Fig. 1. Referring to Fig. 2, the clock enable buffer 10 includes: NMOS transistors MN1 and MN2 which have gates receiving the reference voltage Vref and the clock enable

buffer signal CKE, respectively; an NMOS transistor MN3 which has a gate receiving the enable signal EN and is connected to the NMOS transistors MN1 and MN2 and a ground voltage level VSS; a PMOS transistor MP1 which has a gate connected to the NMOS transistor MN1 in a diode connection and is connected to a power voltage VDD; a PMOS transistor MP2 which is connected to the power voltage VDD and the NMOS transistor MN2 to form a current mirror together with the PMOS transistor MP1; a PMOS transistor MP3 which has a gate receiving the enable signal EN and is connected to the NMOS transistor MN1 and the power voltage VDD; a PMOS transistor MP4 which has a gate receiving the enable signal EN and is connected to the NMOS transistor MN2 and the power voltage VDD; and an inverter IN1 for inverting an output signal on a common node of the PMOS transistor MP2 and the NMOS transistor MN2.

Fig. 3 is a waveform illustrating an operation of the input unit receiving the clock signal in Fig. 1. Referring to Figs. 1 through 3, the reference voltage Vref is inputted into the clock enable buffer 10 after the power voltage VDD is inputted therein and the external clock signals CK and /CK from the external circuit are inputted into the clock buffer 20. The input buffer unit 21 buffers the external clock signals CK and /CK and the clock signal latch unit 22 latches the buffered clock signals CK and /CK.

The clock enable buffer signal CKE is inputted into the clock enable buffer 10 and the clock enable buffer 10 enables the clock signal latch unit 22. When the clock signal latch

unit 22 is enabled, the latched external clock signals CK and /CK are outputted from the clock signal latch unit 22.

At this time, the reference voltage Vref and the clock enable buffer signal CKE are inputted in a LVCMOS (Low Voltage CMOS) level to perform a low power and high speed operation, where the LVCMOS level means that a voltage level of an input signal is lower than that of a CMOS level. For example, when the power voltage is 3.3V, the CMOS level has an input signal in a range of 0V to 3.3V, but in the LVCMOS level, the CMOS level is an input signal in a range of 1.7 to 2.5. Accordingly, the LVCMOS level is adopted for the low power and high speed operation.

The internal clock signals CK\_I and /CK\_I outputted from the clock signal latch unit 22, as a reference signal for the semiconductor device operation, may enables the semiconductor device so that the semiconductor device carries out an operation based on an input command.

However, at the initial time the power voltage VDD is first supplied to the semiconductor device and the clock buffer 10 is then enabled, the clock enable buffer signal CKE and the reference voltage Vref are inputted into the clock enable buffer 10 in a low voltage level. Since the clock enable buffer signal CKE and the reference voltage Vref are inputted in the LVCMOS level, the voltage level of these signals is approximately about 1.7V even if these are in a low voltage level.

Accordingly, in the case where both the clock enable

buffer signal CKE and the reference voltage Vref are in a low voltage level of 1.7V, the clock enable buffer 10, which enables the clock signal latch unit 22 by sensing a voltage difference between the clock enable buffer signal CKE and the  
5 reference voltage Vref, can enable the clock signal latch unit 22, by estimating that the voltage level of the clock enable buffer signal CKE has higher than that of the reference voltage Vref.

When the clock signal latch unit 22 is enabled, it  
10 outputs the internal clock signals CK\_I and /CK\_I to the semiconductor device using the latched clock signal CK and /CK received from the input buffer unit 21. If the internal clock signals CK\_I and /CK\_I are inputted into the semiconductor device, the device can operate base on the command to be  
15 inputted. However, until the internal clock signals CK\_I and /CK\_I are inputted into the semiconductor device, the semiconductor device does not receive any command from an external controller. This is the reason why that the semiconductor device can erroneously operate due to the clock  
20 enable buffer signal CKE which is activated by an abnormal timing at the initial time the power voltage is supplied.

Therefore, in case of the semiconductor devices in which the clock enable buffer 10 receives LVCMOS level signals using a differential amplifier, it is necessary to appropriately  
25 control the operating timing of the clock enable buffer 10 in order to prevent an error at the initial operation.

Furthermore, in semiconductor devices which sense a

voltage difference between a clock enable buffer signal and a reference voltage, even though a different level, such as a CMOS level, other than the LVCMOS level is inputted into the semiconductor devices, the above-stated initial operating  
5 error is always issued.

### Summary of the Invention

An object of the present invention is to provide a  
10 semiconductor device capable of achieving a reliability of an internal clock generation.

Another object of the present invention is to provide a semiconductor device capable of controlling a clock enable buffer in order that a clock buffer to receive an external  
15 clock signal and to form an internal clock signal is appropriately enabled without an error.

In accordance with an aspect of the present invention, there is provided a semiconductor device comprising: clock buffer means for receiving and buffering an external clock  
20 signal and then outputting an internal clock; clock enable buffer means for comparing a reference voltage  $V_{ref}$  having a constant potential with a clock enable buffer signal and then enabling the clock buffer means; and clock enable signal latch means for enabling the clock enable buffer means using the  
25 clock enable buffer signal after a power-up signal is inputted.

### Brief of Description of the drawings

The above and other objects and features of the present invention will become apparent from the following description  
5 of the preferred embodiments given in conjunction with the accompanying drawings, in which:

Fig. 1 is a block diagram illustrating an input unit receiving a clock signal in a conventional semiconductor device;

10 Fig. 2 is a circuit diagram illustrating a clock enable buffer in Fig. 1;

Fig. 3 is a wave form illustrating an operation of the input unit receiving the clock signal in Fig. 1;

Fig. 4 is a block diagram illustrating a semiconductor  
15 device in accordance with a preferred embodiment of the present invention;

Fig. 5 is a circuit diagram illustrating a clock enable buffer in Fig. 4;

Fig. 6 is a circuit diagram illustrating a latch unit to  
20 latch a clock enable buffer signal in Fig. 4;

Fig. 7 is a circuit diagram illustrating a controller to control a timing of the clock enable buffer signal in Fig. 4;  
and

Fig. 8 is a wave form illustrating an operation of the  
25 semiconductor device in Fig. 4.

## Detailed Description of the invention

Hereinafter, a semiconductor device according to the preferred embodiment of the present invention will be describe  
5 in detail below.

First, referring to Fig. 4 showing a block diagram illustrating a semiconductor device in accordance with a preferred embodiment of the present invention, the semiconductor device according to the preferred embodiment  
10 includes: a clock buffer 2000 which receives and buffers an external clock signal CLK and outputs the buffered external clock signal CLK as an internal clock signal CLK\_I; an clock enable buffer 100 comparing a reference voltage Vref having a constant potential with a clock enable buffer signal CKE and  
15 to outputting a first control signal D\_out for enabling the clock buffer 2000; and a clock enable buffer signal latch unit 200 which outputs an enable signal CKE\_ON to enable the clock enable buffer 100 using the clock enable buffer signal CKE after a power-up signal is inputted

20 Further, a semiconductor device according to the present invention includes a clock enable signal timing controller 300 which passes the first control signal D\_OUT and outputs a second control signal OUT to the clock buffer 2000 in response to the enable signal CKE\_ON or outputs the second control  
25 signal OUT to the clock buffer 2000 by delaying the first control signal D\_OUT.

The clock buffer 2000 includes an input buffer 400 to



receive and buffer the external clock signal CLK and a clock signal latch unit 500 which is enabled according to the second control signal OUT and transfers an output signal of the input buffer 400 to a chip as the internal clock signal CLK\_I.

5        Referring to Fig. 5 showing a circuit diagram illustrating the clock enable buffer in Fig. 4, the clock enable buffer 100 includes: NMOS transistors MN1 and MN2 which have gates receiving the reference voltage Vref and the clock enable buffer signal CKE, respectively; an NMOS transistor MN3  
10    which has a gate receiving the output buffer enable signal CKE\_ON and is connected to the NMOS transistors MN1 and MN2 and to a ground voltage level VSS; a PMOS transistor MP1 which has a gate connected to the NMOS transistor MN1 in a diode connection and is connected to a power voltage VDD; a PMOS  
15    transistor MP2 which is connected to the power voltage VDD and the NMOS transistor MN2 to form a current mirror together with the PMOS transistor MP1; a PMOS transistor MP3 which has a gate receiving the output buffer enable signal CKE\_ON and is connected to the NMOS transistor MN1 and the power voltage  
20    VDD; a PMOS transistor MP4 which has a gate receiving the output buffer enable signal CKE\_ON and is connected to the NMOS transistor MN2 and the power voltage VDD; and an inverter IN1 for inverting an output signal from the common node of the PMOS transistor MP2 and the NMOS transistor MN2 and outputting  
25    the first control signal D\_out.

Referring to Fig. 6 showing a circuit diagram illustrating the latch unit to latch a clock enable buffer

signal in Fig. 4, the clock enable buffer signal latch unit 200 includes: a first clock enable buffer signal latch unit 210 which is enabled according to the power-up signal pwrup and is disabled according to the output buffer enable signal CKE\_ON; and a second clock enable buffer signal latch unit 220 which enables the clock buffer 100 and disables the first clock enable buffer signal latch unit 210 using an output signal S\_out from the first clock enable buffer signal latch unit 210. When the external clock signal CLK is inputted into the first clock enable buffer signal latch unit 210 after the first clock enable buffer signal latch unit 210 is enabled, the output buffer enable signal CKE\_ON from the second clock enable buffer signal latch unit 220 is continuously in a high voltage level.

15       The first clock enable buffer signal latch unit 210 includes: a NAND gate ND1 receiving the power-up signal pwrup and the output buffer enable signal CKE\_ON; a first PMOS transistor MP5 which has a gate receiving the clock enable buffer signal CKE and is connected to the power voltage VDD; a first NMOS transistor MN5 which has a gate receiving the clock enable buffer signal CKE and is connected to the first PMOS transistor MP5; a second NMOS transistor MN4 which has a gate receiving an output signal from the NAND gate ND1 and is connected to both the first NMOS transistor MN5 and a ground voltage level VSS; a second PMOS transistor MP6 which has a gate receiving the output signal from the NAND gate ND1 and is connected to both the power voltage VDD; and a first inverter

IN2, which is provided between a common node of the first NMOS transistor MN5 and the first PMOS transistor MP5 and the second PMOS transistor MP6, to invert a voltage level on the common node of the first NMOS transistor MN5 and the first  
5 PMOS transistor MP5.

The second clock enable buffer signal latch unit 220 includes: a third PMOS transistor MP7 which has a gate receiving power-up signal pwrap and is connected to the power voltage VDD; a fourth PMOS transistor MP8 which has a gate  
10 receiving an output signal from the first inverter IN2 and is connected to the third PMOS transistor MP7; a third NMOS transistor MN6 which has a gate receiving the output signal from the first inverter IN2 and is connected to both the fourth PMOS transistor MP8 and the ground voltage level VSS;  
15 and an inverter IN3 to invert a voltage level on a common node of the fourth PMOS transistor MP8 and the third NMOS transistor MN6.

Fig. 7 is a circuit diagram illustrating the controller to control a timing of the clock enable buffer signal in Fig.  
20 4. The clock enable signal timing controller 300 includes a clock enable signal path selection unit 310, which passes the first control signal D\_out to the clock signal latch unit 500 or outputs a delayed signal to the clock signal latch unit 500 by delaying the first control signal D\_out, and a path  
25 controller 320 to control the transfer path of the first control signal D\_out on the clock enable signal path selection unit 310 in response to the enable signal CKE\_ON.

The clock enable signal path selection unit 310 includes a first delayer 311 to delay the first control signal D\_out, a first transfer gate T1 to transfer an output of the first delayer 311 to an output terminal X, and a second transfer gate T2 to directly transfer the first control signal D\_out to the output terminal X.

The path controller 320 includes: a first PMOS transistor MP9 which has a gate receiving the enable signal CKE\_ON; a second PMOS transistor MP10 which has a gate receiving an output signal of the clock enable signal path selection unit 310 and is connected to the first PMOS transistor MP9; a first NMOS transistor MN8 which has a gate receiving the output signal of the clock enable signal path selection unit 310 and is connected to the second PMOS transistor MP10 and the ground voltage level VSS; a first inverter IN6 to invert a voltage level on the common node of the second PMOS transistor MP10 and the first NMOS transistor MN8 and to produce a first turn-on signal Setb turning on the second transfer gate T2; a second inverter IN7 to invert an output signal of the first inverter IN6 and to produce a second turn-on signal Set turning on the second transfer gate T2; a second delayer 322 which is connected to the second inverter IN7 to and produces a third turn-on signal Setbd turning on the first transfer gate T1; and a third delayer 323 which is connected to the first inverter IN6 to and produces a third turn-on signal Setbd turning on the first transfer gate T1.

Fig. 8 is a waveform illustrating an operation of the

semiconductor device in Fig. 4. Referring to Fig. 8, the semiconductor device according to the present invention uses the power-up signal pwrup. The power-up signal pwrup is used for sensing that a power voltage is stably applied to the semiconductor device at the initial mode. In other words, the creation of the power-up signal pwrup means that stable power voltage is applied to the semiconductor device.

When the power-up signal pwrup is not produced after the power voltage VDD is applied to the semiconductor device, that is, when the power-up signal pwrup of a low voltage level is inputted to the clock enable signal latch unit 200, the output of the NAND gate ND1 in the clock enable signal latch unit 200 is in a high voltage level. Accordingly, the NMOS transistor MN4 is turned on. At this time, since the output of the NAND gate ND1 is in a high voltage level and the clock enable buffer signal CKE is in a low voltage level, the enable signal CKE\_ON is in a low voltage level..

Thereafter, the power-up signal pwrup of a high voltage level is produced and inputted into the NAND gate ND1 in the clock enable signal latch unit 200. Also, the reference voltage Vref and the clock enable buffer signal CKE are inputted into the clock enable buffer 100 and the clock enable signal latch unit 200, respectively.

If the clock enable buffer signal CKE goes from low voltage to high voltage and then the high voltage level of the clock enable buffer signal CKE is inputted into the clock enable signal latch unit 200, the NMOS transistor MN5 is

turned on and the output of the inverter IN2 is in a high voltage level to make the enable signal CKE\_ON be in a high voltage level. If the enable signal CKE\_ON is in a high voltage level, the output of the NAND gate ND1 goes from high  
5 voltage level to low voltage level and then the output of the inverter IN2 is set in a high voltage level and, at this time, the enable signal CKE\_ON is maintained in a high voltage level, irrespective of the voltage level of the clock enable buffer signal CKE. This high voltage maintenance of the enable signal  
10 CKE\_ON is made because the power-up signal pwrap, which is applied to the gate of the PMOS transistor MP7 in the second clock enable signal latch unit 220, is kept in a high voltage level. That is, since the power-up signal pwrap is kept in a high voltage level, the PMOS transistors MP7 and MP8 are not  
15 turned on simultaneously and the power voltage VDD is not transferred to the inverter IN3 even though the output signal S\_out of the inverter IN2 is in a low voltage level.

The clock enable signal latch unit 200 makes the continuous high voltage level signal of the enable signal  
20 CKE\_ON in response to the first high voltage level of the clock enable signal CKE after the power voltage is applied to the clock enable signal latch unit 200 and the power-up signal is produced.

Referring again to Fig. 5, the clock enable buffer 100 is  
25 enabled according to the enable signal CKE\_ON from the clock enable signal latch unit 200 and compares the clock enable buffer signal CKE with the reference voltage Vref. According

to the result of the comparison, the first control signal D\_out is outputted. The first control signal D\_out is passed through the clock enable signal timing controller 300 and it is outputted as the second control signal OUT in the clock enable signal timing controller 300. The clock signal latch unit 500 receiving the second control signal OUT outputs the internal clock signal CLK\_I.

In the semiconductor devices according to the present invention, the enable signal CKE\_ON is produced after the power-up signal pwrup has been inputted and, since the clock enable buffer 100 is enabled according to the enable signal CKE\_ON, the first control signal D\_out is not outputted by an erroneous generation of the reference voltage Vref and the clock enable buffer signal CKE after the initial voltage is applied to the semiconductor device. Namely, the present invention can get rid of an erroneous operation, in which the clock enable buffer signal CKE is acknowledged as a high voltage level signal with respect to the reference voltage Vref because the reference voltage Vref and the clock enable buffer signal CKE are abnormally produced at the initial operation time of the semiconductor device.

Referring again to Fig. 7, since the clock enable signal latch unit 200 receives the clock enable buffer signal CKE and outputs the enable signal CKE\_ON and the clock enable buffer 100 produces the first control signal D\_out to enable the clock buffer 2000 using the enable signal CKE\_ON, a set-up timing margin of the clock enable buffer signal CKE may

decrease in comparison with the clock signal CLK. For this reason, the clock enable signal timing controller 300 is provided to control output paths of the first control signal D\_out which is produced by the clock enable buffer signal CKE.

5       The clock enable signal timing controller 300 has two signal paths, one of which passes the first control signal D\_out through the clock enable signal path selection unit 310 or the other of which outputs the second control signal OUT to the clock signal latch unit 500 by delaying the first control  
10   signal D\_out.

      In the path controller 320 of the clock enable signal timing controller 300, when the enable signal CKE\_ON is in a low voltage level and the second control signal OUT is in a low voltage level, the output signal of the inverter IN6 is in  
15   a low voltage level and the output signal of the inverter IN7 is in a high voltage level. Accordingly, since the second transfer gate T2 is turned on and the first transfer gate T1 is turned off, the first control signal D\_out is passed through the second transfer gate T2 to form the second control  
20   signal OUT and the second control signal OUT is outputted to the clock buffer 2000.

      If the output signal of the clock enable signal path selection unit 310 is in a high voltage level, the NMOS transistor MN8 is turned on and the output signal of the  
25   inverter IN6 is in a high voltage level. Subsequently, the PMOS transistor MP11 is turned on and the two inverters IN5 and IN6 latch the high voltage level output signal of the PMOS



transistor MP11. Thereafter, the second transfer gate T2 is always turned off; however, the first transfer gate T1 is always turned on. As a result, the first control signal D\_out is converted into the second control signal OUT via the first  
5   delayer 311 and the second control signal OUT is outputted to the clock buffer 2000.

On the other hand, the inverter IN4 and the NMOS transistor MN7 in the clock enable signal path selection unit 310 makes the input terminal thereof be in the ground voltage  
10   level at the initial time the power-up signal pwrap is kept in a low voltage level. Namely, in order to overcome a deficient set-up margin when the enable signal CKE\_ON is produced and the clock enable buffer 100 is first enabled at the initial operation of the semiconductor device, the first control  
15   signal D\_out, which is first inputted into in the clock enable signal timing controller 300, is fast outputted as the second control signal OUT after the enable signal CKE\_ON is activated in a high voltage level. Thereafter, the subsequent input signals of the first control signal D-out are delayed and the  
20   delayed signals are outputted ad the second control signal OUT.

In Fig. 8, the portion "A" denotes a timing when the first control signal D\_out passes through the second transfer gate T2 and "B" does when the first control signal D\_out passes through the first transfer gate T1.

25   As apparent from the present invention, the semiconductor device in accordance with the present invention guarantees the stable initial operation by inputting an internal clock signal

after the power-up signal input.

While the present invention has been described with respect to certain preferred embodiments, it will be apparent to those skilled in the art that various changes and  
5 modifications may be made without departing from the scope of the invention as defined in the following claims.